Reikia daugiau?
Kiekis | |
---|---|
1+ | 0,878 € |
10+ | 0,875 € |
50+ | 0,871 € |
100+ | 0,868 € |
250+ | 0,864 € |
500+ | 0,861 € |
1000+ | 0,857 € |
2500+ | 0,854 € |
Informacija apie produktą
Produktų apžvalga
The SN74LVC74AD is a dual positive-edge-triggered D-type Flip-flop designed for 1.65 to 3.6V VCC operation. A low level at the preset (PRE\) or clear (CLR\) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of these devices for down-translation in a mixed-voltage environment.
- Maximum tpd of 5.2ns at 3.3V
- Latch-up performance exceeds 250mA per JESD 17
- Green product and no Sb/Br
Pritaikymas
Industrial
Techniniai duomenys
74LVC74
5.2ns
24mA
SOIC
Positive Edge
1.65V
74LVC
-40°C
-
No SVHC (27-Jun-2018)
D
150MHz
SOIC
14Pins
Complementary
3.6V
7474
85°C
-
Techniniai duomenys (1)
Teisinė ir aplinkosaugos informacija
Šalis, kurioje paskutinį kartą gamintojo atliktas stambus gamybos procesasKilmės šalis:Malaysia
Šalis, kurioje paskutinį kartą gamintojo atliktas stambus gamybos procesas
„RoHS“
„RoHS“
Gaminio atitikties sertifikatas